AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

- 1-2 (canceled)
- 3. (currently amended) An IC as in claim <u>52</u> [[1]], wherein said voltage measurement circuit comprises an analog to digital converter.
- 4. (currently amended) An IC as in claim <u>52</u> [[1]], wherein said voltage measurement circuit comprises a comparator.
- 5. (original) An IC as in claim 4, wherein a reference voltage is provided to said comparator for comparison against said voltage across said PN junction.
- 6. (canceled)
- 7. (currently amended) An IC as in claim <u>52</u> [[6]], wherein said IC is on a silicon on insulator chip and said plurality of FETs comprises a plurality of P-type FETs (PFETs) and a plurality of N type FETs (NFETs) connected together in CMOS circuits.
- 8. (canceled).
- 9. (previously presented) An IC as in claim 7, wherein said voltage measurement circuit comprises an analog to digital converter.
- 10. (previously presented) An IC as in claim 7, wherein said voltage measurement circuit comprises a comparator.

- 11. (original) An IC as in claim 10, wherein a reference voltage is provided to said comparator for comparison against said voltage across said PN junction.
- 12 32 (canceled)
- 33. (currently amended) An IC as in claim <u>52</u> [[32]], wherein said CMOS inverter is an inverter in a ring oscillator.
- 34. (previously presented) An IC as in claim 33, wherein said ring oscillator comprises a NAND gate connected in series with a plurality of inverters, said inverter being one of said plurality of inverters, an output of said NAND gate being in phase with an output of said inverter.
- 35. (previously presented) An IC as in claim 34, wherein said clamping FET is a NFET and an input of said NAND gate is connected to the gate of said clamping NFET, whereby a gating signal to said input selectively turns said clamping NFET off and blocks oscillation of said ring oscillator.
- 36. (previously presented) An IC as in claim 35, wherein said voltage is provided to a comparator, said comparator comparing said voltage against a reference voltage.
- 37 38 (canceled).
- 39. (currently amended) A CMOS IC as in claim <u>53</u> [[38]], wherein said voltage measurement circuit comprises an analog to digital converter.
- 40. (currently amended) A CMOS IC as in claim <u>53</u> [[38]], wherein said voltage measurement circuit comprises a comparator and a reference voltage is provided to said comparator for comparison against said voltage across said PN junction.

- 41 43 (canceled)
- 44. (currently amended) A CMOS IC as in claim <u>53</u> [[43]], wherein said CMOS inverter is an inverter in a ring oscillator.
- 45. (previously presented) A CMOS IC as in claim 44, wherein said ring oscillator comprises a NAND gate connected in series with a plurality of inverters, said inverter being one of said plurality of inverters, an output of said NAND gate being in phase with an output of said inverter.
- 46. (previously presented) A CMOS IC as in claim 45, wherein said clamping FET is a NFET in parallel with said constant current source and an input of said NAND gate is connected to the gate of said clamping NFET, whereby a gating signal to said input selectively turns said clamping NFET off and blocks oscillation of said ring oscillator.
- 47. (previously presented) A CMOS silicon on insulator (SOI) integrated circuit (IC) chip comprising:
- a plurality of field effect transistors (FETs) connected to form a plurality of CMOS circuits, said plurality of CMOS circuits including a plurality of inverters; and a ring oscillator including series connected ones of said plurality of inverters, at least one inverter of said ones comprising:
 - a constant current source, and
 - a clamping device in parallel with said constant current source selectively shunting current from said constant current source to a FET body to source/drain junction in said at least one CMOS circuit; and
- a voltage measurement circuit measuring voltage across said PN junction, measured said voltage corresponding to PN junction temperature, wherein said FET body is P-type silicon body layer in a NFET and wherein said ring oscillator further comprises a NAND gate connected in series with said ones, an output of said NAND gate being in phase with an output of said at least one inverter.

- 48. (canceled)
- 49. (previously presented) A CMOS SOI IC chip as in claim 47, wherein said clamping FET is a NFET and an input of said NAND gate is connected to the gate of said clamping NFET, whereby a gating signal to said input selectively turns said clamping NFET off and blocks oscillation of said ring oscillator.
- 50. (previously presented) A CMOS SOI IC chip as in claim 47, wherein said voltage measurement circuit comprises an analog to digital converter.
- 51. (previously presented) A CMOS SOI IC chip as in claim 47, wherein said voltage measurement circuit comprises a comparator and a reference voltage is provided to said comparator for comparison against said voltage across said PN junction.
- 52. (new) An integrated circuit (IC) comprising:

a plurality of devices including a plurality of field effect transistors (FETs) connected together and forming circuits including a CMOS inverter;

a switchable current source selectively providing a known current to a PN junction in at least one of said plurality of devices, wherein said PN junction is a P-type silicon body layer to source/drain junction in a NFET and said NFET is in a CMOS inverter, said switchable current source comprising:

- a constant current source, and
- a clamping device selectively shunting current from said constant current source; and
- a voltage measurement circuit measuring voltage across said PN junction, measured said voltage corresponding to PN junction temperature.
- 53. (new) A CMOS silicon on insulator (SOI) integrated circuit (IC) chip comprising: a plurality of field effect transistors (FETs) forming CMOS circuits; at least one CMOS circuit being a CMOS inverter comprising:

YOR920030605US1 Serial No. 10/824,297

a constant current source, and

a clamping device selectively shunting current from said constant current source to a PN junction in one NFET in said at least one CMOS circuit, wherein said PN junction is P-type silicon body layer to source/drain junction in said NFET; and

a voltage measurement circuit measuring voltage across said PN junction, measured said voltage corresponding to PN junction temperature.